	Туре	L #	Hits	Search Text	DBs	Time Stamp
1 -	BRS	L1 <sup>-</sup>	176 <sup></sup>	(ohmic adj contact ) same Ni same Ti	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/09/13 15:56
2	BRS	L2	7	(ohmic adj contact ) and ( InGaAs same Ni same Ti )	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/09/13 15:56

09/13/2001, EAST Version: 1.02.0008

	Type	Hits	Search Text	DBs	Time Stamp
H	BRS	1251	(ohmic adj contact ) and ( InGaAs or InAs or InGaP )	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/12
7	BRS	611	((ohmic adj contact) and (InGaAs or InAs or InGaP)) and (Ti or Mo or W or TiW or silicide or borides)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:41
m	BRS	1678	(ohmic adj contact ) and ( InGaAs or InAs or InB or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or Tiw or silicide or borides )	act ) InAs or SP or USPAT; and US-PGPUB; EPO; u or V JPO; DERWENT; Ti or IBM TDB or	2001/09/13 09:41
4	BRS	144	and (lohmic adj contact)  and (InGaAs or InAs)  or InGaP or InP or InAlAs or InGaASP or USPAT; GaSb or InGaSb) and US-PGPUB; EPO (Pt or Pd or Ru or V JPO; DERWENT; or Au or Co or Ti or IBM TDB Mo or W or TiW or silicide or borides)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13

Type	Hits	Search Text	DBs	Time Stamp
BRS	20	(((ohmic adj contact) and (InGaAs or InGaPs or InBaAsP or InGaPs) and (Pt or Pd or Ru or Vor Au or Co or Ti or Mo or W or TiW or silicide or InGaAsP or InGaPs or InBaBs or InGaPs or InGa	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:43
BRS	131	((ohmic adj contact) and (InGaAs or InAs or InGaP or InP or InAlAs or InGaASP or GaSb or InGaSb) and (Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides) ) and ( heterojunction adj bipolar adj transistor)	r d USPAT; VUS-PGPUB; EPO; r JPO; DERWENT; ) IBM TDB	2001/09/13 09:43

TITLE: Semiconductor device and method of fabricating the same DOCUMENT-IDENTIFIER: US 6235547 B1

### . ממים

For instance, there can be found many reports wherein the quantum

group compound semiconductor such as GaAs and InP, either etching structure is fabricated by forming a stripe mask on a (001) face of a III-V

areas, which are not covered by the stripe mask, to thus form so-called exposed

V-shaped groove section and then growing a multilayered semiconductor film

constituting the hetero junction structure or growing the multilayered

semiconductor film directly on the (001) face of the III-V group compound

semiconductor in areas, which are not covered by the stripe mask.

### BSPR:

FIGS. 41A and 41B show a natural forming technique of the quantum dot.

AlGaAs buffer layer 212 and a GaAs layer 213 are formed in that order by

epitaxial growth on a GaAs substrate 211 having (111) surfaces

# An IngaAs

layer 214 in which In composition is set to about 0.5 so have large

lattice mismatching is grown on the GaAS layer 213, and a GaAs layer 215 is

By either selecting growth temperature grown thereon.

216 having process after the epitaxial growth, spherical areas executing annealing

The spherical and have 409/13/2001, EAST Version: 1.02.0008~
m dotcomposition are generated in the InGaAs layer 214. areas 216 are large In

Appl. Phys. Lett. 65 (1994), pp.1421-1423

### BSPR:

In addition, Marzin et al. have reported that the quantum dot can (100) GaAs growing the InAs layer and the GaAs layer on the substrate by means be derived by

Y. Marzin et al., Phys. Rev. Lett. 73 (1994),

BSPR:

of MBE.[7]J.

pp.716-719

p.185 [8] H. V. Schreiber et al.: Electron Letters, vol.25, 1989,

### BSPR:

a III-V group More specifically, concave sections, having an inverse regular or on a substrate having face orientation similar to the III $extst{-V}$ semiconductor. The III $\overline{-V}$  group semiconductor has a zincblend shape or its similar shape, is first formed by means of the etc. on a (111)B face or (111)A face substrate of photolithography semiconductor type crystal tetrahedron group

semiconductor concave sections is effected by a growth method like MBE, MOVPE Note Layer Epitaxy), thus resulting in the quantum structure. Then, selective growth or regrowth of a that the inverse or ALE (Atomic in respective structure.

extremely small etching rate in a [1 1 1]A face or a (111)B face regular tetrahedron (triangular pyramid) can be formed by in contrast to utilizing an

those in other faces.

### DEPR.

As a material constituting the substrate, III- $oldsymbol{v}$  group compound  $_{\rm A_{\rm C}}$  ,09/13/2001, EAST Version: 1.02.0008 may he used, for example. semiconductor

### nr.pp.

a III $\overline{-V}$  group compound semiconductor film formed by as epitaxial Further,

a ternary mixed crystal such as AlGaAs, InGaAs, either growth,

# InAlAs, InGaP

a quaternary mixed crystal such as AlGaAsP, Algads or AlgaP or InGaAlAs,

a S as the binary system compound such InGaAlP, or InGaAsP as well

Note that a multilayer-stacked structure may be GaAs, InP, or GaP may be used. used as the

compound semiconductor film.

### DEPR.

As a material of the semiconductor layer, a II-VI group compound in addition to the III-V group semiconductor such as zinc-selenide (ZnSe), zinc-telluride (ZnTe), and (CdTe) may be used cadmium-telluride semiconductor

### DEPR:

a B-face of the group III- $\overline{f V}$  compound semiconductpor is the group An A-face of a group III-V compound semiconductor is the group III element, and  $\underline{\mathbf{v}}$  element.

### DEPR:

Next, a detailed method of forming concave sections in the (111)B GaAs (III $\underline{-V}$  group semiconductor) substrate will be explained as face of the definite example.

### DEPR:

In the meanwhile, according to the experiment by the present 6 are not a 09/13/2001, EAST Version: 1.02.0008 concave sections 9a to 9c formed by the etching solution employing the mask on the GaAs substrate inventors, the

On apex on the bottom resides along the [1 1 1] A face thereof. the other hand, in the concave sections (not shown) of regular tetrahedron formed on the

InP substrate in the same manner, three triangular faces in the InP substrate

become almost plane faces, so that cubic shapes which are very

In this case, the regular tetrahedrons could be always derived. close to the Br.sub.2

--C.sub.2 H.sub.5 OH having a volume concentration of 1% has been used as the

etching solution for the <a href="InP">InP</a> substrate

α a mask Now, there may be an insulating film such as SiN, SION, or WSi in addition to the SiO.sub.2 film as conductive film

Note that such as **W**. material.

any mask material having good close contact to the compound semiconductor layer

Further, and causing no undercut in the substrate may be used.

semiconductor material, which can be obtained by stacking different kind of

semiconductors and employing a certain enchant that enables selective etching,

For instance, there are InGaP formed on may be used as a mask. the GaAs,

InGaAs formed on the InP and the like.

In the above described explanation, the growth rate of the arsenic containing

compound semiconductor layer has been varied on the [1 00] face, the (111)B

face and [1 1 1] A face by changing the arsenic supply amount. Note that such

In case the commound semicondu,09/13/2001, EAST Version: 1.02.0008, ments characteristic is not limited to the arsenic containing compound semiconductor.

In case the resonance tunneling diode having the quantum box

formed by the photolithography technology, reduction of power consumption and

In order operation at room temperature are raised as problems. to reduce the

t 1 power consumption, a ratio (P/V ratio) of peak value (P value) valley value

 $(\mathbf{v} \ ext{value})$  in a substantially N-shaped differential load curve, which appears in In this case, a current (I)-voltage  $(\underline{\mathbf{v}})$ , must be increased. since the valley

current specifies consumption current while storing information,

In addition, in order to necessary to reduce the  $\underline{\mathbf{v}}$  value. realize the

Д a large difference between the operation at room temperature,

However, the resonance tunneling diode value and the  $\overline{\mathbf{v}}$  value is needed.

the photolithography technology is formed as a plan rectangular structure formed by

one side of almost 1 .mu.m, which is large in contrast to de shape having

Therefore, since, in the lateral (almost 10 nm) of electron. Broglie wavelength

a quantum size, it has been diode structure is not formed as direction, the difficult in

principle to improve the P/V ratio.

In the second embodiment, the P/V ratio can be set larger then the conventional

one by forming the double barrier structure in the quantum box formed in the bottom of the concave section. More specifically, by forming the

barrier structure as the quantum box which is the double

well, the valley value ( $\overline{\bf v}$  value) in the I- $\overline{\bf v}$  characteristic appearing as an 09/13/2001, EAST version: 1.02.0008 quantum zero-dimensional appearing as an of the resonance tunneling diode formed by the two-dimensional quantum well

structure, it can be so understood that, even under the non-resonance voltage

condition, the so-called valley current flows from the emitter to the collector

a wave because a high energy state electron subband (extension of function from

the emitter side) formed in the quantum well is shifted to a low energy state

a wave function from the collector electron subband (extension of side) owing

to emission of the LO phonons.

### DE PR

InP system quantum In turn, several definite examples of device will be explained. semiconductor memory

### DEPR:

Ø Referring to FIGS. 15A to 15E and FIG. 16, steps of fabricating system quantum semiconductor memory device will be discussed

FIGS. 15A to 15E

are sectional views taken along the bit line

### DEPR:

First, as shown in FIG. 15A, an n.sup.+ type InGaAs sub collector 200 nm in thickness, an n type **InGaAs** collector layer 49 of layer 48 of

thickness, an i type InP collector barrier layer 50 of 100 nm in thickness, an

n type InGaAs base layer 51 of 50 nm in thickness, and an Fe

semi-insulating InP layer 52 of 500 nm in thickness are continuously and

epitaxially grown on the (111) B face of an semi-insulating InP substrate 47

having the zincblende type crystal structure by means of reduced 09/13/2001, EAST Version: 1.02.0008 OVOCCUIVO MOUDE

the etching

mask previously, an InAlAs barrier layer 56 of a thickness of nm, an InGaAs

well layer 57 of a thickness of 4 nm, and an InAlAs barrier layer 58 of a

thickness of 3 nm are grown in the concave section so as to trace the shape of

the concave section. Thereafter, an n type <u>InGaAs</u> emitter layer 59 and n.sup.+

type **InGaAs** contact layer 60 are grown so as to bury remaining section of the

concave section.

### OF PR

In this case, if such growth conditions (i.e., growth temperature element supply amount) are selected that the growth rate of the the (111)B face corresponding to the crystal face in the bottom as the side face of the concave section is set extremely larger concave section, these layers may be grown so as to trace the concave section. [1 1 1] A face than that of shape of the face of the and <u>v</u> group

### DEPR:

Note that n.sup.+ type InGaAs contact layer 60 may be formed by an ion

injection method.

### DEPR:

Next, as shown in FIG. 15E, a double emitter structure having a first emitter

61 and a second emitter 62 are defined by etching process. mesa structure 63

reaching an n.sup.+ type InGaAs sub-collector layer 58 is formed

emitter electrode 64 connected to an n.sup.+ type InGaAs contact layer 60 in

### DEPR:

An Fe-doped semi-insulating InP layer 52 grown on an n type InGaAs base layer

51 is processed by anisotropic etching using an SiO.sub.2 film the mask

53

to thus form a concave section having an inverse regular

triangular

-1 After this, an i type InP barrier layer 66, an type InGaAs well tetrahedron.

layer 57, and an i type InP barrier layer 67 are grown in the concave section

an Thereafter, so as to trace the shape of the concave section. n type InGaAs

emitter layer 59 and an n.sup.+ type InGaAs contact layer 60 are bury remaining section of the concave section. grown so as to

### DEPR:

In other words, in the second embodiment, the i type InAlAs barrier layer 56,

58 in the first embodiment are replaced with the i type InP layers 66, 67.

Therefore, since carriers can be confined by high-resistance of

semi-insulating InP layer 52 constituting the concave section, such

replacements are enabled while keeping the same device

characteristic as in the first embodiment.

DEPR:

9 In this case, note that the n.sup.+ type InGaAs contact layer may also be

formed by the ion injection method.

### DEPR:

A p type or i type InP layer 68 is grown on an n type InGaAs base layer 51.

59 Thereafter, an n type InGaAs emitter layer concave section. and an n.sup.+

type InGaAs contact layer 60 are grown so as to bury remaining concave section section of the

### ָ נ

More particularly, in this third embodiment, the semi-insulating InP layer 52

in the first embodiment is replaced with the p type or i type InP layer 68.

Therefore, since carriers can be confined by high diffusion barrier or high-resistance of the p type or i type InP layer 68, such replacement is enabled while keeping the same device characteristic as in the first

embodiment.

### DEPR:

In this case, note that the n.sup.+ type <u>InGaAs</u> contact layer 60 formed by the ion injection method. may also be

### DEPR:

A p type or i type InGaAs layer 69 is grown on an n.sup.+ type InGaAs base

The p type or i type InGaAs layer 69 is processed by etching using an SiO.sub.2 film 53 as the mask to thus form anisotropic layer 51.

an After this, having an inverse regular triangular tetrahedron. concave section

i type <u>InAlAs</u>
or InP barrier layer 70, an i type <u>InGaAs</u> well layer 57, and an i type InAlAs

or InP barrier layer 71 are grown in the concave section so as to

and an n.sup. + type InGaAs con109/13/2001, EAST version: 1.02.0008 to shape of the concave section. Thereafter, an n type InGaAs emitter layer 59

with the i type

Therefore, since carriers InAlAs or InP barrier layers 70, 71. can be confined

type or the p by high diffused barrier and high-resistance of type InGaAs

layer 69, such replacements are enabled while keeping the same device

characteristic as in the first embodiment.

### DF.PR

An n.sup.+ type InGaAs or InP layer 72 is grown on an n type

The n type InGaAs or InP layer 72 is processed by anisotropic etching **InGaAs** base layer 51. The n type **I** 

using an SiO.sub.2 film 53 as the mask to thus form a concave section having an

After this, an i inverse regular triangular tetrahedron. InAlAs or InP

70, an i type InGaAs well layer 57, and an i type barrier layer InAlAs or InP 71 are grown in the concave section so as to trace barrier layer the shape of

Thereafter, an n type InGaAs emitter layer the concave section. 59 and an

n.sup.+ type InGaAs contact layer 60 are grown so as to bury remaining section

of the concave section.

### DEPR.

In particular, in the fifth embodiment, the semi-insulating InP layer 52 in the first embodiment is replaced with the p type or i type InGaAs layer 69. In

addition, the i type InAlAs barrier layers 56, 58 are replaced with the i type Therefore, since the n type layer is used to form the concave section and, therefore, InAlAs or InP barrier layers 70, 71. semiconductor

carriers becom09/13/2001, EAST Version: 1.02.00082ct for electrons as

diffused barrier

positive-biased relatively, a lowest potential barrier can be derived locally Thus, since the in the bottom section of the concave section. quantum box

which has an effective carrier confine dimension less than dimensional limit specified by its geometrical dimension can be achieved, electrons may be

injected into the base layer from this smallest section.

### F.PR

51 of the As shown in FIG. 21C, if the n type InGaAs base layer semiconductor

device is biased relatively positively and the n type InGaAs emitter layer 59,

i.e., the n.sup.+ type InGaAs contact layer 60 is biased relatively negatively,

an electric field near the bottom of the concave section having small radius

Thus, a potential for electrons in is emphasized. of curvature that section

becomes minimum as shown in FIG. 21C.

### JEPR:

a thickness of 0.2 α In this case, in order to form the concave section, a semi-insulating <a href="Inp">InP</a> layer of semiconductor layer, for example,

is formed on

an n type <u>InGaAs</u> base layer. An SiO.sub.2 film 53 is then formed

54 (the number is 48 in FIG. 22) having a side of 0.3 .mu.m are A plurality of regular triangular semi-insulating InP layer. opening sections

Next, like the first embodiment, the double barrier structures in turn formed. are formed by

etching and epitaxial growth processes in the concave sections

### DEPR:

Tf the n cun + tune **Incabe** law,09/13/2001, EAST Version:  $1.02.0008_{
m slw}$ 

formed near the bottom.

### PPP.

a thickness of the semi-insulating InP In the first example, layer 52 having

However, the .mu.m. 0.5 set as the concave sections therein is thickness is

not limited to this value, and may be set to any value within range of 10 nm

the Further, thicknesses of the barrier layers and to 10 .mu.m. well layer

constituting the double barrier structure may be set to any value within a

range of 1 to 10 nm and a range of 1 to 50 nm, respectively These ranges can

also be used in the second to fifth examples.

### DEPR:

In the sixth example, a thickness of the semi-insulating InP layer 52 having

However, the .mu.m. the concave sections therein is set as 0.2 thickness is

not limited to this value, and may be set to any value within range of 10 nm

constituting the double barrier structure may be set to any value to 10 .mu.m. In addition, thicknesses of the barrier layers and the well layer

1 to 50 nm, respectively 1 to 10 nm and a range of range of within a

### DEPR:

In the above first to sixth examples, a GaAs system semiconductor may be used

In other words, instead of the <u>InP</u> system material used. semi-insulating

InP GaAs substrate may be used instead of the semi-insulating substrate, a GaAs

layer may be used instead of the InGaAs layer, an AlGaAs layer instead of the InP harrier lave09/13/2001, EAST Version:  $1.02.0008_{
m h}$ may be used

GaAs system, and can be applied in principle to a semiconductor having the

a binary For instance, zincblende type crystal structure. compound

such semiconductor such as GaP, a ternary compound semiconductor as AlGaAs,

InGaAs, InAlAs, InGaP, AlGaP, a quaternary compound semiconductor such as

InGaAsP may be employed. In addition, a II-VI group compound semiconductor

having the zincblende type crystal structure may be utilized

As shown in FIG. 23B, the GaAs substrate 151 is etched via an SiO.sub.2 mask

152 by anisotropic etching using ethanol solution including bromine of 1 volume

are scarcely (V) %. (111) A faces 155 of the GaAs substrate 151 etched by the 1

opening portions 153 of the mask 152 are gradually etched, but V % Br.sub.2 -ethanol solution. Therefore, the GaAs faces exposed from the

(111) A faces does not proceed any longer after the (111) A faces etching on the

If the etching is continued further, it ceases automatically at are exposed.

triangular pyramid which is circumscribed about the opening the time when

formed, as shown in FIG. 23B. In this state, a cavity 154 having portion 153 is

triangular pyramid shape surrounded by side faces, which have three-fold symmetry formed by the (111) A faces, is formed on the lower portion rotational

of the opening portion 153. In addition, three ridgelines meet together at the

the Face orientation portion is not defined exactly, but changes gradually. Now, top portion top portion 156 of the triangular pyramid. the meeting

top portion

vapor phase epitaxy (LP-MOVPE) at a growth atmospheric pressure of 50 torr.

When the epitaxial growth is executed, a V/III ratio of supply gas is set to

two values 191 and 19 upon growing the GaAs layer, and a V/III ratio of supply

gas is set to two values 170 and 17 upon growing the InGaAs

growth temperatures are set respectively to two values, i.e., 600.degree.

and 700.degree. C.

### DEPR:

As shown in FIG. 24A, a GaAs buffer layer 157 having a thickness of about 30

nm, an **InGaAs** quantum well layer 158, and a GaAs cap layer 159 having a

thickness of about 20 nm have been grown on the inner surface of the concave 4

on the GaAs substrate 151 covered with the SiO.sub.2 mask 152 in that order.

thickness of the **InGaAs** quantum well layer 158 has been varied between 2.5 to

 $50~\mathrm{nm}.~\mathrm{A}$  density of the tetrahedral-shaped concaves (TSR) is about 1.times.106

cm.sup.-2.

### DEPR:

FIG. 25A shows the result of the PL measurement. The abscissa shows photon

energy to emit light in unit of eV while the ordinate shows strength of PL

light in arbitrary unit. The PL strength is shown by a curve pl1 in FIG. 25A

in case a thickness of the InGaAS layer 8 on the (111) A faces is

Energy difference 60 meV between two peaks cannot be verified by FIG. 25A, two peaks have been observed at energy 1.4 eV and energy 1.46 eV.

Based on the quantum '09/13/2001, EAST Version: 1.02.0008, be quantum size effect.

prepared.

FIG. The PL property of the sample has been measured similarly. 25B shows the

result of PL measurement of InGaAs/GaAs double hetero-junction.

A thickness of

InGaAs layer is about 2.5 nm on the (111) A faces.

25A, the abscissa

shows photon energy to emit light in unit of eV while the ordinate shows

strength of PL light emitting in arbitrary unit.

DEPR:

In FIG. 25B, two peaks have been observed in a curve pl2 showing PL strength,

stated in the double heterojunction structure in FIG.

However, these

two peaks have appeared at energy 1.45 eV and 1.48 eV. been found that the peak at 1.45 eV tends to increase as the layer thickness of InGaAs layer is

decreased.

DEPR:

Two PL peaks shown in FIGS. 25A and 25B indicates that the grown InGaAs layer
has two kinds of properties

DEPR:

Such light emitting having different wavelengths can be explained by supposing

that the **InGaAs** layer has respectively different band structures on the top

portion and the side faces.

DEPR:

For instance, it can be considered that In.sub.0.1 Ga.sub.0.9 As has been grown

on the side faces while In.sub.x Ga.sub.1-x As (x>0.1) having larger In

composition has been grown on the top portion. The more In composition in composition in thickness rc=a.sub.B.multidot.(1+cot(2.alpha.)), a stable point of potential

Where a.sub.B denotes occurs at the top portion of the pyramid. Bohr radius,

and .alpha. denotes hemi-vertical angle

### DEPR:

It may be supposed that the critical thickness is at least

3.multidot.a.sub.B.

In order to exhibit quantum effect fully, it is preferable that the **InGaAs** 

layer must be grown to have a thickness of 2a.sub.B or less

### P. P. P.

a mixed Like this, it can be found that, if an epitaxial layer of

semiconductor is grown on the side faces of the concave of the crystal

triangular

pyramid, the quantum dot can be formed on the top portion of the concave.

Though the shape of the concave is verified experimentally as the tetrahedral

shape, other shapes may attain the same advantages if they have

sufficiently etching mask, the exposed surface of the substrate 161 is treated

In Br.sub.2 ethanol solution. by anisotropic etching using 1  $\underline{\mathbf{v}}$  %

anisotropic etching, etching rate is extremely lowered on the (111) A faces.

Therefore, the etching ceases automatically when the exposed faces are (111) A

### DEPR:

Then, as shown in FIG. 27G, InGaAs quantum well layers 169 of about 5 nm in thickness, which have their composition In. sub.0.1 Ga. sub.0.9 As on the (111) A 168. faces, are grown on the surface of the energy barrier layers 09/13/2001, EAST Version: 1.02.0008

higher than that on the (111) B faces.

### DEPR:

considered that the quantum dots QD are formed by InGaAs, which Therefore, composition than that of **InGaAs** mixed crystal on the (111) A In other words, the InGaAs mixed crystal having high In of the (111) A faces is grown on the (111) B faces. composition than that has higher In faces.

structure shown in FIG. 27I. The electrode layer 175 is formed by stacking  $\overline{{\bf Ti}}$  lower layer of about 10 nm in thickness and  $\overline{{\bf Au}}$  upper layer of electrode layer 175 may be formed by evaporation etc. on the FIGS. 28B and 28C show steps of forming electrodes on the thickness, for example. about 200 nm in resultant surface.

### DEPR:

by ohmic contact, and also exist on the SiO.sub.2 mask 162 around FIG. 28C shows the shape of the electrode from which the resist The electrodes 175a can contact to the electrode layers 171 after patterning. mask is removed the electrode layers 171.

### DEPR:

surface of respective layers. The quantum dots QD1 and QD2 are 10 nm and Au layer having a thickness of 200 nm on a layered electrode 190 is formed by stacking Ti formed on the thickness of Furthermore, layer having the upper

top portions of the quantum well layers 184 and 186. These 09/13/2001, EAST Version: 1.02.0008

יאני הדול שוודחנווג

layer and the energy barrier layer repeatedly more over

### DEPR:

The electrodes 195 are connected to the Sate electrodes 195 are formed by vacuum evaporation etc. on the the mesa type structure. side faces of

The electrode layer 189 formed GaAs layer 192 by ohmic contact. of n type GaAs p.sup.+ type

and the n+ type GaAs substrate 161 serve respectively as source and drain.

to which bias voltage can be supplied, gate electrode, attached to the

quantum dot QD, which is included between the source and the drain, by the

electrode 195 and the p.sup. + type GaAs layer 192

### DF.PR

Like the above examples, tetrahedral concaves 164 the SiO.sub.2 mask 162 is formed on the surface the n+ type InP substrate 161. are formed by In FIG. 31A,

etching. Respective layers are formed by epitaxial growth in the concaves 164 as follows.

## DEPR:

First, an n type InGaAs layer 196 having a thickness of about 200 nm is grown.

In this case, when <u>InGaAs</u> is grown simultaneously on the (111) faces and the

B faces in the InP crystal, mixed crystal composition (111)

composition are grown on the (111) B faces in contrast to the having higher In

Consequently, line regions having higher In composition are grown (111) A faces. in the n type

196 on the top of the concaves 164 in the height InGaAs layers direction.

Thus, quantum wires QW2 are formed on respective top portions 09/13/2001, EAST Version: 1.02.0008

199.

DEPR:

Furthermore, In.sub.0.53 Ga.sub.0.47 As layer 197 having 200 nm thickness of

In the InGaAs layer 197 over the quantum wire is grown thereon. QW2, the

z quantum wire QW1 as well as the InGaAS layer 196 are formed. type

In.sub.0.53 Ga.sub.0.47 As electrode layers 179a are grown on respective

remaining concave portions.

structure of FIG. 31A. The SiO.sub.2 mask 162 is formed on the FIG. 31B shows a structure wherein the pn junction is combined with the

n+ type (or p.sup.+ type) InP substrate 161. In FIG. 31B, the surface of the

forming openings in the SiO.sub.2 mask 162 through the procedures of

are identical to those in FIG. 31A.

tetrahedral concaves 164

DEPR:

In the concave 164, n type InGaAs layer 196 of 200 nm in

thickness, InP layer 198 of 7 nm in thickness, In.sub.0.53 Ga.sub.0.47 As layer 199 of 5 nm in

thickness, <u>InP</u> layer 200 of 7 nm in thickness, and In.sub.0.53 Ga.sub.0.47 As

layer 197 of 200 nm in thickness are continuously formed. And,

In.sub.0.53 Ga.sub.0.47 As electrode layer 179b is formed to bury remaining

concave areas.

DEPR:

The present invention is not limited by the above descriptions.

מוואר 1.02.000 באר Ants and the מווארהווה לאר EAST Version: 1.02.0008 אוו מווארהווה example, For

For instance, if the used here are not limited to the aboves. quantum well

a S layer is formed by InGaAs on the GaAs substrate, InGaP as well AlGaAs may be

used as the energy barrier layer. In addition, on the InP

quantum well layer may be formed by InGaAsP, and the energy barrier layer may substrate,

be formed by InAlGaAsP. Otherwise, it is obvious for the skilled person that

various variations, improvements, combinations and the like are enabled.

### DEPR:

form the concave section. However, the mask is not restricted to In the fourth to sixth embodiments, the SiO.sub.2 mask has been employed to

the SiO.sub.2

mask and therefore an insulating film such as a silicon oxynitride film (SiON

film) or a silicon nitride film (Si.sub.3 N.sub.4 film) may be utilized.

a conductive mask such as W, WSi, or Al may be used. Furthermore, But, since

it is important that the mask has to be tightly contacted to the substrate to

control the shape of the concave section, the SiO.sub.2 is the most suitable in

view of this respect.

### CLPR:

a III-V group compound semiconductor layer, and is formed by 13. The method according to claim 10, wherein said quantum structure comprises stacking materials

having large band gap and materials having small band gap in sednence

S. Tsukamoto, et al., Fabrication of GaAs Wires on epitaxially

Grown  $\underline{\mathbf{V}}$  Grooves by Metal-Organic Chemical-Vapor Deposition, J. Applied Physics, vol. 71, No. 1, Jan. 1, 1992, pp. 533-535.

ORPL:

D. Leonard, et al., Direct Formation of Quantum-sized Dots, from Uniform

Coherent Islands of **InGaAs** Surfaces, Applied Physics Letters,

vol. 63, No. 23, Dec. 6, 1993, pp. 3203-3205.

ORPL:

J.Y. Marzin, et al., Photoluminescence of Single InAs Quantum Dots Obtained by

Self-organized Growth on GaAs, Physical Review Letters, Vo. 73, No. 5, Aug. 1, 1994, pp. 716-719.

ORPL:

H.V. Schreiber, et al., Si/SiGe Heterojunction Bipolar Transistor with Base

Doping Highly Exceeding Emitter Doping Concentration, Electronics Letters, vol.

25, No. 3, Feb. 2, 1989, pp. 185-186.

contact on a compound semiconductor US 5804877 A TITLE: Low-resistance DOCUMENT-IDENTIFIER:

EXA:

Tang; Alice W.

· d X

Whitehead; Carl w.

ABPL:

Generally, and in one form of the invention, a method is disclosed for forming

GaAs surface 20 comprising the steps an ohmic contact on a depositing a

of

layer of <u>InGaAs</u> 22 over the GaAs surface 20, and depositing layer of  $\frac{TiW}{TiW}$  24

on the layer of **InGaAs** 22, whereby a reliable and stable electrical contact is

established to the GaAs surface 20 and whereby Ti does not generally react with

the In.

BSPR:

are It is well known that low resistance ohmic contacts to GaAs difficult to

obtain due to a 0.8 eV Shottky barrier associated with the metal-GaAs

It is also known in the art that the metal-InGaAs interface. interface

Ohmic contact may be made to GaAs by interposing an a nearly zero Shottky barrier height and hence a low resistance. produces contact

Ga.sub.1-x As layer, with x=0 at the GaAs interface and graded to In.sub.x

at the metal-InGaAs interface, between the GaAs layer and the metal contact x.apprxeq.0.8

Specifically, AuGe/Ni/Au, Ti/Pt/Au, and at the device level. AuZn are a few of

the metallization schemes that have been used to make contact GaAs as well

However, as demand for better device performance as to InGaAs. continues to

increase, the need for a lower resistance contact scheme to InGaAs,

particular, has become apparent

As has been stated hereinabove, the use of an interposed layer of InGaAs to

form contact between a metal and GaAs is known in the However, the inventors hereof have found that Au-based metallization schemes,

In efforts to overcome AuGe/Ni/Au, are susceptible to spiking. this problem,

refractory metal-based stack, such as Ti/Pt/Au has been used

metallization, however, has been found to produce a contact that and generally high in contact resistance, apparently because the is unstable Ti reacted

with the In. Indeed, another Ti-based metal, nitrided TiW,

TiW sputtered

in the presence of N.sub.2, was used in the belief that the N.sub.2 would keep

This, however, the Ti from reacting with the In in the InGaAs. suffered from

poor adhesion and high compressive stress.

In further experimentation by the inventors, TiW was used as contact on Surprisingly, this contact scheme has proven to have low resistance InGaAs.

Surprisingly, the Ti in the TiW film appears to 09/13/2001, EAST Version: 1.02.0008 be sufficiently and is stable.

of InGaAs,

whereby a reliable and stable electrical contact is established. In another

form of the invention, an ohmic contact to a GaAs surface is

ohmic contact comprising a layer of InGaAs over the GaAs surface, disclosed, the

the In still another form of of TiW on the layer of InGaAs. invention a

and a layer

The transistor comprises bipolar transistor is disclosed. mesa, and the mesa

comprises a first semiconductor layer, a layer of InGaAs atop the

TiW atop the layer of InGaAs semiconductor layer; and a layer of

In addition to its advantage in contact resistance, TiW has been proven to

provide superior adhesion as compared to nitrided TiW possibly oecause TiW exhibits less undercutting when etched with common etchants than does nitrided

Pat. as disclosed in <u>co</u>-assigned U.S. Tiw TiW. Also, 5,055,908, possesses the advantage of selectable stress, i.e. the stress of the **TiW** film

(over a broad range from compressive to tensile) is found to be dependent upon

sputter deposition pressure. Nitrided TiW, on the other hand, has been found

to produce only a compressively stressed film. The ability to select stress in

known to be important in producing reliable metallic films is contacts between

dissimilar materials under conditions such as temperature cycling

stable, 09/13/2001, EAST Version: 1.02.0008 An advantage of this invention can be the formation of a reliable, and

therefore a

The choice of the metal in the contact lower contact resistance.

proven to be another way to lower the contact resistance.

Commonly used

metallization schemes such as AuGe/Ni/Au and Ti/Pt/Au produce high resistance

contacts that also suffer from reliability problems. AuGe/Ni/Au is susceptible

to spiking through the InGaAs, and when Ti/Pt/Au was used on

InGaAs by the inventors hereof, the resulting contacts corroded highly doped

period and the contact resistance increased by more than a factor

short

over a

is believed that the **Ti** reacted with the In to form a highly of three.

intermetallic compound. Consequently, contact systems in which Ti was not

resistive

present (WSi, for example) were used, but also resulted in a high resistance

contact that suffered from the additional disadvantage of providing a highly

undercut etch profile

### DE.PR.

In further experimentation, TiN that had been sputtered in the presence of

N.sub.2 was used in the belief that the N would bind the Ti to keep it from

reacting with the In. However, this contact suffered from poor adhesion due to

However, in deep undercutting at the metal-InGaAs interface. another

experiment, TiW was tried on InGaAs because it was readily available, although

there was little hope of the Ti not reacting with the In.

Surprisingly, the

contact as deposited possessed a low resistance whereas other systems required

The TiW/InGaAs contact has been found to promote less undercutting than does

Plasmas containing F seem particularly to etch at nitrided TiW. the nitrided

TiW-InGaAs interface more so than at the TiW-InGaAs interface

noted that a similar etch difference has been observed with wet chemical etches It should be as well.

DEPR:

deposition pressure, to create a layer whose stress varies from Additionally, **Tiw** can be induced, through the selection of the proper sputter

5.times.10.sup.10 dynes/cm.sup.2 compressive to about 5.times.10.sup.10

ಹ The ability to select the stress that dynes/cm.sup.2 tensile. Layer

possesses in a finished structure is important in preventing delamination and cracking in temperature-stressed structures comprising layers of dissimilar

This particular aspect of TiW layers was addressed in materials.

No. 5,055,908 co-assigned
U.S. Pat.

DEPR:

In a preferred embodiment of the invention, shown in FIG. 1, 1750.+-.750

ا≾ا Angstrom layer of  $\underline{\text{TiW}}$  24 (generally 5-20% wt.  $\underline{\text{Ti}}$  and 80-95% wt. and more

preferably about 10% wt.  $\overline{\mathbf{Ti}}$  and 90% wt.  $\underline{\mathbf{W}}$ ) alloy is sputter-deposited on a

layer of InGaAs 22, typically In.sub.0.5 Ga.sub.0.5 As, which has

1.02.0008 عام EAST Version: 1.02.0008 عام 1.02.0008 عام 1.02.0008 عام 1.02.0008 عام 1.02.0008 عام 1.03.0008 عام deposited on a GaAs wafer 20. In another embodiment, it is desired to

In this embodiment, an emitter-up configuration is described, though one may

appreciate that a collector-up transistor may be similarly fabricated.

The transistor is material structure is shown in FIG. 2.

semi-insulating GaAs substrate or wafer 26, for example, fabricated on a

subcollector layer 28, typically GaAs approximately 1.0 .mu.m in thickness and

1.5.times.10.sup.18 cm.sup.-3; a collector layer 30, typically doped with Si for example to a concentration of approximately

approximately 0.65 .mu.m in thickness and doped with Si for

concentration of approximately 8.0.times.10.sup.15 cm.sup.-3; base layer 32,

typically GaAs, approximately 0.05 .mu.m in thickness and doped with C for

example to a concentration of approximately 1.5.times.10.sup.19 cm.sup.-3; an

emitter layer 34, in this embodiment of AlGaAs but may

alternatively be of

GaInP, approximately 0.1 .mu.m in thickness and doped with Si for example to a

concentration of approximately 5.times.10.sup.17 cm.sup.-3

typically GaAs, approximately 0.15 .mu.m in thickness and doped buffer layer 36,

example to a concentration of approximately 3.times.10.sup.18 cm.sup.-3; and with Si for

for example to a concentration of approximately 1.times.10.sup.19 an **InGaAs** cap layer 38 approximately 0.05 .mu.m in thickness and doped with Si

As in the first embodiment, a TiW layer 40 is sputtered on the cm.sup.-3.

as shown in FIG.

InGaAs layer 38,

09/13/2001, EAST Version: 1.02.0008

The wafer C. for approximately 90 seconds. about 90.degree. then blanket

track baked at about 365 nm for about 0.7 seconds,

for approximately 50 seconds, exposed in a stepper apparatus, 125.degree. batch

developed in a solution of 1:1, photoresist developer and water, for about The exact conditions will vary with resist batch, will the bakes, minutes.

blanket exposure, pattern exposure, and develop times for optimum

sidewall profile also change. This process leaves the surface exposed in the desired location of the emitter contact, as shown in FIG.

submitted to a descum or light ash to remove resist or other Following the formation of the image reversal photoresist pattern, the wafer is

in the pattern, dipped in buffered HF (Bell #2 for example) organic residues

Au-based emitter oxides, rinsed and spin rinse dried. remove surface

evaporated onto the wafer, depositing through the openings in the metallization 44 is photoresist

onto the previously deposited **TiW** contact layer, as shown in FIG.

photoresist is then "lifted-off" by attacking it with a solvent at patterned

Because region sidewalls not covered by the evaporated metal. the wafer

surface is entirely covered with metal (TiW) prior to the evaporation, the

radiant energy from the metal evaporation source will be more efficiently This can result in heating of the photoresist, thereby altering the profile such that evaporated 09/13/2001, EAST Version: 1.02.0008 collected than when the wafer is bare GaAs. excessive

that evaporated

In order (400 Angstroms) / Au (3800 Angstroms), for example. ensure minimum

and soak, Ti rise, heating during this evaporation, the

to be ready to This permits the Ti seconds each. predeposition times are set at about 5

the system shutter opens without spending excessive time at

processes, thereby resulting in much less damage to the resist profile from

For similar 這 radiant heating during evaporation of the

and 15 2 5, at about reasons, **Pt** rise, soak and predeposition times are set

seconds,

respectively.

Following evaporation, the photoresist is lifted off in solvent, Typically, acetone is employed with ultrasonic agitation or spraying while the wafer is being spun. . structure shown in FIG. leaving the While the soaks,

details of the lift-off process can adversely affect the

process that leaves a debris-free surface is suitable. results, patterning almost any

a mask to etch the as resulting patterned metal 44 is used emitter geometry

into the **TiW** and then into the semiconductor underneath.

An alternative method of forming the emitter geometry involves sequential layers of TiW then Au over the wafer, spinning photoresist, exposing sputtering

pattern mask ر 1.02.0008 ما 1.02.0008 عالم 1.02.0008 ما 1.02.0008 ما 1.02.0008 ما 1.02.0008 ما 1.02.0008 ما 1.02.0008 form the emitter metal geometry which serves as a for wet chemical TiW layers to

and developing the pattern, and then pattern etching the Au and

metal is put down in a single vacuum deposition.

### DF.PR.

a selective In order to form the emitter mesa of the transistor, reactive ion

etching (RIE) process is employed to etch through the TiW 40, stopping on the

The resulting structure is shown in FIG. 7. InGaAs 38 surface. The InGaAs 38

is etched in a non selective, timed, wet etch which results in the structure of The GaAs buffer 36 is etched in a Reactive Ion Etch process that stops

on the AlGaAs emitter layer 34, giving a positive reference for etching the

balance of the emitter region in a controlled rate, controlled undercutting,

timed RIE etch permitting precise control for stopping safely in the 500 to

For example, the 1000 angstrom thick p+ GaAs base region 32. InGaAs layer 38

is wet etched for a sufficient time to clear and etch into the GaAs buffer 36.

The GaAs is RIE etched in a gas mixture that will not etch

AlGaAs, and thus the

The distance to the etch stops on the AlGaAs emitter layer 34. thin p+ base

initial RIE etch with respect to AlGaAs, costly and inaccurate region 32 is precisely known at this point. Without the selectivity of the

measurements would be required after the **InGaAs** wet and GaAs RIE step height

An illustration etching into but not through the base region 32. etch to ensure

structure, etched to the top of the AlGaAs layer, is shown in

be appreciated that a similar selective etch procedure could be FIG. 9. It may applied to

emitter lavers comprising mate 09/13/2001, EAST Version: 1.02.0008

and the surface of the unetched TiW 40 is generally free debris,

ash, which The final plasma etch masking contaminant. possible may be

performed in either a radio frequency plasma reactor or in microwave

frequency down stream reactor in O.sup.2, O.sub.2 : He, or O.sub.2 :N.sub.2 O,

or similar gas mixtures, is an important last step prior to RIE etching of the

TiW contact 40.

### nrpp.

TiW The The wafers are immediately placed in an RIE apparatus. 40 is etched in

. : CF.sub.4 +8% O.sub.2 @ 250 watts, 30 millitorr, 40.degree. for example, to

The a visible clearing of the TiW layer 40 plus 50% over-etch. etch stops on

the InGaAs 38 and undercuts the TiW layer by about 1500 angstroms or less.

Following RIE of the **TiW** 40, the wafers are lightly cleaned

through a water

The InGaAs layer 38 is then removed in a 1:8:160 spin-rinse dry. solution of

H.sub.2 SO.sub.4 :H.sub.2 O.sub.2 :H.sub.2 O for about 25

seconds. The

solution is mixed fresh, and allowed to age for about 30 minutes

The wafers to establish a repeatable etch rate for the process. prior to using are rinsed in

flowing deionized water, then spin-rinsed and dried.

### ה ה

In order to ensure removal of any masking organic residue, wafers are ashed

for about 5 minutes at 150 watts, 900 millitorr in a barrel asher, etched

chin-rinead and driad hrior  $_{+}$ 09/13/2001, EAST Version: 1.02.0008,  $_{+}$ 30 seconds in 40:1 NH.sub.4 OH, rinsed in flowing deionized

angstroms/minute, and is

timed to etch to the AlGaAs emitter layer 34 with about 50% over

timing is not critical since the etch does not appreciably attack the AlGaAs

Further, since the etch depth is to the graded emitter layer 34. AlGaAs

emitter layer 34 surface, the remaining etch depth to the approximately 1000

Angstrom thick p+ base region 32 is precisely known from the

original HBT

epitaxial structure. As a check on the process and to serve reference for

the next and more critical etch to base step, etch step heights are measured at

This step height results from the 5 positions on the wafers. composite

thickness of the **TiW** 40, **InGaAs** 38, and GaAs 36 layers above the AlGaAs emitter

In another preferred embodiment of this process step, BCl.sub.3 +SF.sub.6

The SF.sub.6 keeps BCl.sub.3 may be substituted for CC1.sub.4.

Surprisingly, it appears that AlGaAs, which it would otherwise. from etching a variety of

etchants fulfill the requirements of etching GaAs, but stopping on AlGaAs.

CCl.sub.4 is just one gas in the group that includes

Chlorocarbons and

Chlorofluorocarbons that, when used in a RIE arrangement, etches SaAs, but

stops on AlGaAs. Additionally, it appears that non-Ar Cl-based gases in

general, of which BCl.sub.3 is one, when used with a source of

SF.sub.6, will also perform the required etch (Ar appears to increase the sputter rate and can make the etch less likely to stop on AlGaAs, He appears to have benefits over Ar as a buffering gas). The non-C-containing 09/13/2001, EAST Version: 1.02.0008 However, Cl will remain from the etch and can cause corrosion base region 32.

This Cl can be of the Au contact 44 under bias conditions. removed by exposure

to rf plasma in CF.sub.4. Pilot wafers are etched to verify and recalibrate etch rate in the reactor prior to etching the device wafers. a preferred

embodiment of this invention, the etch to base process is performed as follows:

### DFPR.

Gas flows (BCl.sub.3 b. Wafers are loaded into the RIE chamber. @ 200 sccm,

30 sccm, and Cl.sub.2 @ 8 sccm) are established H.sub.2 in He @ Wafers are RIE etched, by time established in etch millitorr. determination and etch distance, to base 32 in those gases at dc bias of -45

 $\overline{\mathbf{v}}$ . A probe for surface breakdown is employed for verification of etch to base

The total etch process (through the  $\overline{\mathtt{riw}}$  40 to the p+ base 32) results in undercutting the emitter contact pattern such that overhang of the TiW-Ti-Pt-Au

a S pattern shadows the emitter mesa side walls, 10, thereby permitting self aligned base contacts with normal emitter geometry shown in FIG.

If non-self-aligned base contacts are used, the evaporation. incidence

undercut ensures that close placement misalignment does not emitter mesa

emitter-base shorting.

result in

### DEPR:

In a preferred embodiment of t\09/13/2001, EAST Version: 1.02.0008;lf-

Ti-Pt-Au films, in thicknesses of 500, 250, and 1500 Angstroms 48 are

Film thicknesses are sequentially evaporated and lifted off. deliberately low

to ensure that with close to emitter placement, or with self

Post of the base contact will be safely below the emitter metal. alignment, the top lift-off

clean-ups are essentially the same as with the emitter Ti-Pt-Au process.

structure, with base contacts, is shown in FIG. 11.

### 0000

In a specific embodiment of this invention, the wafers are etched 30 seconds in

40:1 H.sub.2 O:NH.sub.4 OH, rinsed in flowing deionized water and spin rinse

dried. Adhesion promoter is applied, and positive photoresist is 'uo unds

baked, aligned, exposed, developed, ashed 3 minutes at 150 watts, 900 millitorr

ပ in a barrel type asher, and baked 30 minutes @ 100.degree. The wafers are

again ashed 3 minutes at 150 watts, 900 mt in a barrel type asher. At this

point, the resist thickness is measured to serve as a rough base

The wafers are then dipped 10 seconds in determining etch depth. line for

to remove native oxides, rinsed in flowing deionized water, buffered HF spin rinse

dried. The wafers are then etched as with the AlGaAs portion of the emitter

Time is set from etch rate determination to remove

Proper etch depth is verified both with a step height approximately 7700 angstroms.

and a probe for surface breakdown. Wafers are then ashed minute at 150 measurement

900 mt in a barrel type asher, etch cleaned 10 seconds in 09/13/2001, EAST Version: 1.02.0008

prevent metal

continuity over resist sidewalls to collector contacts, thus permitting resist

Resist and excess liftoff patterning of the collector contact. metal are

006 removed by solvent liftoff, and ashed 5 minutes at 150 watts, millitorr in

The resulting a barrel type asher to remove organic residues. shown in FIG. structure is

## DEPR:

a. Following the ash step above, wafers are plasma pre-treated at

Freon 13B1 C., and 260 millitorr in a gas mixture of and CF.sub.4 50. degree.

+8% O.sub.2 to enhance Si.sub.3 N.sub.4 adhesion and reduce plasma induced

damage from nitride and oxide deposition.

### DFPP.

For example, an embodiment of the invention has been described hereinabove.

This embodiment was an HBT of the emitter-up type, i.e. contact was made to an

emitter mesa that protrudes from the surrounding substrate.

appreciated, the invention described herein may also be applied to HBTs of the may be

This collector-up type, an example of which is shown in FIG. 15. transistor is

similar to the emitter-up type in that it comprises a stack of selectively Ou etched semiconductor layers on a semiconductor substrate 49. the substrate

49 is placed an emitter contact layer 50 of n+ GaAs for example; an emitter

layer 52 of n-doped AlGaAs or of GaInP for example; a base layer

a buffer layer 56 of GaAs or AlGaAs for example, a collector 09/13/2001, EAST Version: 1.02.0008 of GaAs 54 of p+ GaAs,

etch rate

and differential for plasma etchable interconnects or resistors, for planarization sloping by ion milling or sputter etching good faceting

CLPR:

1. An ohmic contact to a GaAs surface comprising:

CLPR:

2. The ohmic contact of claim 1 wherein said layer of InGaAs In.sub.0.5

Ga.sub.0.5 As.

approximately 1.times.10.sup.19 cm.sup.-3. 3. The ohmic contact of claim 1 wherein said layer of InGaAs to a concentration of doped with Si

CLPR:

4. The ohmic contact of claim 1 further comprising a composition said composition of metal containing Au TiW, said layer of of metal on

The ohmic contact of claim 4 wherein said composition of metal comprises Ti, Pt, and Au

The transistor of claim 6 further comprising a composition of <u>اء</u> metal on said

said composition of metal containing TiW, layer of

CLPR:

9. The transistor of claim 6 wherein said layer of InGaAs is In.sub.0.5

Ga.sub.0.5 As.

CLPR:

The bipolar transistor of  $6^{1}$  aim  $^{10}$  wherein said emitter mesa  $^{10}$  1.02.0008 f... ムトト ヘ ~

CLPW:

and a layer of **InGaAs** atop said first semiconductor layer;

CLPW:

a layer of **TiW** ohmically contacting said layer of **InGaAs**.